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Abstract multifrequency, time-division-multiple-access (MF-
TDMA) uplink and a time-division multiplex (TDM)
The NASA Lewis Research Center has been downlink.There are eight uplink MF-TDMA beams, and
developing the architecture for a multichannel eight downlinkTDM beams, witheight downlink dwells
communications signal processing satellite (MCSPS) as perbeam.Theadvantagesofthis architecturearediscussed
part of a flexible, low-cost meshed-VSAT (very small in a previous paper. 1
aperture terminal) network. The MCSPS architecture is AsFig.1 shows,the information-switching processor
basedonamultifrequency, time-division-multiple-access (ISP) is the most importantsubsystem in the architecture.
(MF-TDMA)uplink anda time-divisionmultiplex(TDM) This portionof the MCSPS was developed and simulated
downlink. There are eightuplink MF-TDMAbeams, and in-housebyusingVHSIC HardwareDescriptionLanguage
eight downlinkTDM beams, witheight downlinkdwells (VHDL). NASA Lewis Research Center's computer-
per beam. The information-switching processor, which aided-design capabilities combined VHDL code with
decodes, stores, and transmits each packet of user data to schematicsto simulate thisarchitecturefully.Thus,VHDL
theappropriate downlinkdwellonboard thesatellite, has describesinsoftwarethehardwarecharacteristicsofdigital
been fully described by using VHSIC (Very High Speed components.Thecode'sflexibilityallowsittobecompiled
Integrated-Circuit) Hardware Description Language and synthesized to create application-specific integrated
(VHDL). This VHDL code, which was developed in- circuits (ASIC's). These devices may be easily
house to simulate the information switching processor, reprogrammed when necessary; thus, both debugging
showed that the architecture is both feasible and viable, timeand hardware complexity are reduced.
This paper describes a shared-memory-per-beam
architecture,itsVHDLimplementation,andthesimulation Background
efforts.
The MCSPS architecture supports both the more
Introduction conventionalcircuit-switched user data as well as packet-
switched user data. By allocating bandwidth only on
Over the past several years, new satellite demand, itaUows destination-directedpacket switching
communications systems that use a meshed-VSAT (very of the user data, a more efficient use of the spectrum than
smallapertureterminal)architecturehavebeendeveloped, themoretraditionalcircuitswitching.However, allocating
These systems are geared toward applications requiring bandwidthondemandhasthepotentialtocausecontention
data ratesof 1.544/2.048Mb/s.l NASAenvisioneda need and congestion problems.
for a meshed-VSAT system that would provide low data Contentionoccurswhen multipleusers try to transmit
rate capability for interactive data, voice, facsimile and data to the same place simultaneously. We can eliminate
video conferencing applications. Such a networkwould this problem easily by using a TDM bus speed that is
,_ have tobe capable ofsingle-pointandmulticast(multiple- higher than the combined rates of all the transmitting
point) transmission, while still being competitive with users.For this architecture, restrictingthe totalbandwidth
existing terrestrial communication systems. 1 The of user data through the satellite to a throughput of less
multichannel communications signalprocessing satellite than 1 Gb/s (the current level of technology) eliminates
(MCSPS) architecture, shown in Fig. 1, is based on a contention.
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Fig. 1 Meshed VSATProcessing Satellite.
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Fig.2 Frameandpacketstructure.
Congestionoccursbecauseof theunpredictabletraffic scheme,1as shown in Fig.2. Each 2048-b-long packet of
patterns in a real system. By monitoring traffic patterns, user information is broken down into sixteen 128-b
we can develop network control algorithms to allocate subpackets. The first subpacket is a header subpacket
systemresourcesdynamically.Furthermore,thestatistical containing all the necessary destination information; it is
data on traffic characteristics could be used toestablish a followed by 15subpackets containing user data. The ISP
potential threshold for a network controller to prevent uses the header information to properly route each of the
congestion. Although the shared-memory-per-beam 15 data subpackets to its correct beam and destination
architectureis contention-free,possiblecongestioncontrol dwell.
algorithms have to be investigated further. Uplink data are transmitted at 2.048 Mb/s by using 1
To greatly reduce the amount of onboard memory of 32 frequencies (per uplink beam) in an MF-TDMA
storage required, the systemis designed tousea subpacket scheme.1 The uplink frame is 32 ms long to allow
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Fig.3 Shared-memory-per-beamarchitecture.
transmission of one complete packet/frame. To take full Input Module
advantage of the subpacket scheme, the uplink flame is
further subdivided into 16 subframes, the first of which is The input module consists of two different VHDL
dedicated to header subpackets and the remaining 15 to codes; these are the TDM Bus and the Dwell Header
data subpackets (Fig. 2). Decoder. The TDM Bus synchronizes the control and data
The ISP reads the incoming headers and decodes each buses while decoding the packet's destination. Since this
packet' s destination. To further save both onboard memory information is contained only in the header subframe, the
storage space and uplink bandwidth, the packets can be VHDL block stores the destination for the next 15
transmitted either to one downlink dwell (point-to-point subframes to route the subpackets to the appropriate
connection) or to multiple downlink dwells (multicast). downlink beam.
The satellite downlink frame lags the uplink frame by Once the proper destination beam has been enabled,
approximately one subframe. This lag allows the entire the Dwell Header Decoder creates the write signal for the
header subframe to be processed before the data are destination Dwell FIFO's (first-in, first-out) memories,
transmitted down in a TDM manner at 160 Mb/s. depending on point-to-point or multicast connection. If
the multicast bit is set, then all eight Dwell FIFO's will be
Architecture enabled for writing; ifitis not set, then only the appropriate
FIFO is enabled. Although true multicast is allowed at a
The ISP design is based on a shared-memory-per- beam level (subpackets can be transmitted to multiple
beam architecture that is fully discussed in "Fault Tolerant beams), the switch performs broadcast (transmission to
Onboard Packet Switch Architecture for Communication all dwells) only at a dwell level.1
Satellites: Shared Memory Per Beam Approach. ''2 The
architecture consists of three major subsystems: the input Control Module
module, the control module, and the shared-memory
module. A test bench was also added to simplify packet The control module contains three VHDL codes: the
generation and to test the system's functionality. Adetailed Synch, the Processor, and the Dwell FIFO's. The Synch
block diagram of the architecture is shown in Fig. 3. block provides basic system timing for all blocks in the
architecture,and thus makesthe systemfullysynchronous, full (i.e., all addresses are available), and it is read by the
The Processor monitors and controls all the blocks in the SharedRAMona subpacketbasis. Since the SharedRAM
architecture to ensure proper operation of the switch, always readsthe next available addressfrom the APF, itis
Since the Address Control Memories (ACM's) and the extremely important to keep the addresses of multicast
DwelIFIFO's areusedin a"ping-pong"conflguration, the subpackets from being written back prematurely into the
Processorhastomonitortheframeandsubframecountsto APF.2 Such premature writing may allow the Shared
properly create write and read signals for these blocks. RAMtoreadtheaddress(sinceitisavailable)beforeithas
Becauseofthecomplexityofandthestricttiminginherent been used by all eight destination Dwell FIFO's. This
to the Processor, it is by far the most important piece of wouldresultin erroneousdata beingsent down to the user.
VHDL code in the architecture.
The Dwell FIFO's store addresses that point to the Test Bench Module
SharedRAM duringtheheadersubframe.In thesubsequent
15 subframes (data), these FIFO's are read sequentially To simulate this architecture fully, an ISP test bench
with the help of the Processor. Although the dwell times consisting of a subpacket generator module was created.
initially were assigned to be 12.5 percent (1/8) of the Thegeneratorcreated6multicastand21 single-destination
subframe time (2 ms), they are fully programmable on a subpackets/subframe.Each subpacket was created so that
frame-by-framebasis.Thedwelltimesmanagethenumber it was easily traced by filling the fields with numbers
of subpackets to be read in each dwell by controlling the representing the frame, subframe, source (user), beam,
duration of the FIFO's read signal, and destination dwell, as shown in Fig. 4. In total, 69
The Dwell FIFO's, along with the almost-full flags, downlink subpackets of the 80 available are used in this
can also be used as a monitor for congestion control, example,withdwellusagerangingfrom60to 100percent.
Although such a situation was not included in the Duringthesimulationprocess, severalmodifications
simulation, the codes can detect a possible overflow were made to the original concept. The original concept
condition and signal the transmitting terminal to slow the calledfor a 20k x 16-bRAM. To complywith realistic bus
transmissi°nmte'Thiscapabilityall°wsvari°usc°ngesti°n speed and memory access times, the TDM Bus was
control solutions to be implemented, reconfigured tobe 32 b wide to increase the cycle time to
a more reasonable 61 ns. This change in the bus width
Shared -Memory Module subsequently affected theTDM Bus word rate and packet
generation, which were simulated at 60 ns.The uplink-to-
Theshared-memorymodulehas fourdifferentblocks: downlink data-rate ratios (525.288-to-160 Mb/s) were to
theSharedRAM,twoCounters, theACM, andthe Address be kept approximately the same, so the downlink word
Pool FIFO (APF). The Counters provide the two least cycle time of 192 ns was chosen.
significant address bits (four 32-b words/subpacket) to For simulation purposes only, the uplink frame was
write and readthe data from the SharedRAM.Since all the reduced to256 subpacketsof data per subframe, instead of
modules in the architecture work at a subpacket rate the original 8192, because it was impractical to simulate
(128 b/subpacket), and the Shared RAM works at a word and verify so many subpackets. This resulted in the
rate (32 b/word), these Counters are needed to provide
read and write addresses to the RAM.
TheSharedRAM isa dualportmemory(10kx 32b) Headersubpaeketword0
shared by all eight destination dwells. This memoryreads iBusy/lFrame,Sub., User ,Word, Beam ,
the next available address from the APF to write the data, [Idle I Irramel I I lenable
and uses the ACM address to transmit it back to the user.2
The ACM contains a pair of "ping-pong" RAM 4 4 4 8 4 8 bits
memories. That is, data are written into one memory
(ping) while the secondmemory is being read out (pong). Headersubpacketword1
These memories areping-ponged ona subframe basis and
theirreadlwritelinesarecontrolledbytheProcessor.Both IDwellJFram_Sub" J0000001il|frame, ]10, WordI enable I
Beam
memoriesare writtensequentially,but read randomly L_Multicast(dependingontheDwellFIFObeingread);thustemporal
switchingoccurs.2 The ACM alsocreatesa multicast Datasubpacket
signal to preventaddressesof multicastedsubpackets
from being written prematurely into the APF. Frame [Sub-I User IWordI DwellThe APF provides available addresses to the Shared Iframe[
RAM to write the incoming data. At startup, this FIFO is Fig.4 Packet generator format.
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proportional scaling backofseveral other parameters.The an address is read from the APF, it is stored in ACM A or
downlink frame length was scaled backto 80 subpackets/ B, depending on whether the subframe is even (A) or odd
subframe and the sizes of the Shared RAM, APF,ACM, 03).Then, the ACM address is written in the appropriate
and Dwell FIFO's were also appropriately reduced. This Dwell FIFO, becoming a double pointer to the RAM's
system configuration and the use of"generie" statements write address.2 This process is then repeated for all the
that allowed users to change systemparameterswith ease subpackets in the first subframe.
increased the system flexibility and significantlyreduced In the next subframe, incoming subpackets continue
the amountof CPU time needed tosimulateand debug the tobe read while the previous subframe is being read. The
architecture, data flow for thedownlink is illustrated inFig. 5. First, the
Dwell FIFO's are read sequentially, one FIFO at a time.
Data Flow TheseFIFO's contain the ACM address that points to the
Shared RAM address to be read. Once the ACM address
The flow of the data can be divided into two phases: from the FIFO is read, then the ACM is read. The ACM
the uplink phase (data going from the ground to the contains the most significant bits of the Shared RAM's
satellite) and the downlink phase (data from the satellite read address. The least significant bits are provided by a
back to the ground). Counter, which reads out the four words contained in a
IncomingpacketsareprocessedbytheTDMBusand subpacket. Once the Shared RAM is read, its reading
the Dwell Header Decoder to determine their beam and address is written back into the APF to show that a
dwell destination. Once the proper beam and dwell(s) subpackethas been transmitted from that location and the
within the beam have been enabled, the subpacket is location is now available for writing again.
written into the SharedRAM, as illustrated inFig. 5. The However, this sequence presents a problem for
RAM always fetches the next available address from the multicast subpackets. In case of a multicast, all eight
APF to write the uplink data.2 Dwell FIFO's contain the same ACM address that points
At startup, the APF is full because all the possible to a common RAM location. Therefore, a distinction
write addresses are available for the Shared RAM. Once betweenmulticastand nonmulticastpacketsmustbemade
SharedRAM
Uplink(525.3Mb/s) ,_1 Datain DataoutI Downlink(160Mb/s)...I
- address adCounter Counter
APF
t Output Inputll_
ACM
__ _ Write ReadI_
Counter address address F Uplinksequence
Downlinksequence
DwellFIFO's
t_ ._p Datain Dataout
Fig. 5 Data flowfor architecture.
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to avoid writing the address back prematurely into the addressofthetransmittedsubpacketiswrittenimmediately
APF. If this distinction is not made, the RAM might read into the APF. During multicasting, the addresses are not
the address from the APF (since it is available) and then written backinto the APF until the last dwell time (when
write an incoming packet in that location before all the the eighth Dwell FIFO is read), to avoid an overwrite
dwells have read the multicasted subpacket. Such an situation.
overwrite will result in an unacceptable transmission Ausefulexample of thearchitecture's functionalityis
error, provided inFig. 6. As shownin this figure, the subpackets
To preclude this problem, a multicast signal that are writteninto theSharedRAM. The "writing" addressis
distinguishedbetween multicast andnonmulticast packets then stored in the ACM. Next, the ACM addressis written
was created. In the nonmulticast case, the Shared RAM's in theappropriateDwellFIFO(s).Subpacket 1,for instance,
Data In SharedRAM AddressControlMemory
Subpaeket Destination Subpacket Address Address
1 Dwell0 1 1A ACM SharedRAM
2 Dwell7 2 1B 00 1A
3 Multicast 3 lC 01 1B
4 Dwell4 4 1D 02 1C
5 Multicast 5 1E 03 1D
6 Multicast 6 1F 04 1E
7 Dwell2 7 20 05 1F
8 DwellI 8 21 06 20
9 DwellI 9 22 07 21
10 Dwell6 10 23 08 22
09 23
DwellFIFO's DataOut
0 Subpackets Destination
address 00 02 04 05 -- 1, 3, 5, 6 FIFO0
3, 5, 6, 8, 9 FIFO1
3, 5, 6, 7 FIFO2
02104 05107 08 3,5,6 FIFO34, 5, 6 I 4
3, 5, 6 FIFO 5
2 3, 5, 6, 10 FIFO 6
o_1o4Io_1oo -- I _'_'_'°F,FO,
3
o_ Io, I o_1 .... I
4
o_1o_ Io, o_1 --
5
o_ o, I o_1 ....
6
o_1o, o_ ool -- ]
7
01 02104105 --
Fig.6 Switchingexample.
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is going to dwell 0. Once the subpacket is written into the -- Proper clock generation
SharedRAM, theRAM address (1A)is storedin the ACM -- Spatial switching (beam enable)
(location 00). Then, this location (00) is written in Dwell -- Temporal switching (dwell enables)
FIFO 0,since thisis thedestinationdwellforthissubpacket. -- Single-point and multicast connectivity
For a multicast subpacket, the process is the same, except -- Ping-pong functionality for ACM
I that the ACM address is written in all Dwell FIFO's (see -- Ping-pong functionality for dwell FIFO's
subpacket 3). -- Adjustable dwell times
: On the downlink, each Dwell FIFO is read -- APF functionality
sequentially.TheseFIFO's providethe readaddress to the
ACM, which contains the Shared RAM's read addressof Possible algorithms for congestion control were not
the subpacket to be transmitted down. included in the simulation because of the complexity and
varietyof these algorithms. However, generic statements
Summary_of Results were used to allow for potential changes in the system
requirements; thus, the architecture is fully flexible and
Ashared-memory-per-beamapproachforanonboard reconflgurable. Source codes are available and are well
destination-directed packet switch (DDPS) architecture documented for future implementations of the design.
has been fully simulated as part of a multichannel signal
processingsatellite (MCSPS),an in-houseeffort atNASA References
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